

# Modular Verification of Interrupt-Driven Software


***Chungha Sung*** | *Markus Kusano* | *Chao Wang*

University of Southern California | Virginia Tech





**Interrupt-driven  
Software**



# Verification of Interrupts?

---


**Without verification**



**With verification**



# Verification of Interrupts?



# Prior Works

---

- **Testing – Hard to explore all possible combinations**

ex) [Regehr *ICES 2005*]

[Wang et al. *ISSTA 2017*]

- **Bounded Model Checking - Cannot prove validity of assertions**

ex) [Kroening et al. *DATE 2015*]

**Cannot provide proof!**

# Our Approach

---

- **Abstract interpretation – good for obtaining proofs**


[Cousot & Cousot *POPL 1977*]

- **Modular analysis – Only for thread behavior**

ex) [Miné *VMCAI 2014*]

[Kusano & Wang *FSE 2016/2017*]

# Behavior of Interrupts



# Behavior of Interrupts

---

## Under thread behavior

```
T1() {  
    a = 1;  
    x = a;  
};  
  
T2() {  
    a = 2;  
};
```

## Under interrupt behavior (T1's priority > T2' priority)

```
T1() {  
    a = 1;  
    x = a;  
};  
  
T2() {  
    a = 2;  
};
```

# Outline

---

Motivation

**Contribution**

(The first modular verification method for interrupt-driven software)

Experiments


Conclusion

# Overview

---



**Modular analysis**




**Data-flow feasibility  
based on interrupt behavior**


**Modular analysis for interrupts**

***More accurate!!***

# Overview



# Feasibility Checking



# Motivating Example 1

---

Priority:  $L < H$

```
Irq_L() {  
    x = 1;  
};
```

```
Irq_H() {  
    x = 0;  
    assert(x == 0);  
};
```

# Motivating Example 1

---

Priority: L < H

```
Irq_L() {  
    x = 1;  
};
```


```
Irq_H() {  
    x = 0;  
    assert(x == 0);  
};
```



*Thread behavior: The assertion can be violated!*

# Motivating Example 1

Priority:  $L < H$



*Interrupt behavior: The assertion holds!*

# Motivating Example 2

---

Priority:  $L < H$

```
Irq_L() {  
    x = 1;  
};
```

```
Irq_H() {  
    assert(x == 0);  
};
```

# Motivating Example 2

Priority:  $L < H$

```
Irq_L() {  
    x = 1;  
};  
  
Irq_H() {  
    assert(x == 0);  
};
```



*Thread behavior: The assertion can be violated!*


# Motivating Example 2

Priority:  $L < H$

```
Irq_L() {  
    x = 1;  
};  
  
Irq_H() {  
    assert(x == 0);  
};
```

*Thread behavior: The assertion can be violated!*

*Interrupt behavior: The assertion can be violated as well!*



# Motivating Example 3

---

Priority:  $L < H$

```
Irq_L() {  
    assert(x == 0);  
};
```

```
Irq_H() {  
    if (...)  
        x = 1;  
    x = 0;  
};
```

# Motivating Example 3

Priority:  $L < H$

```
Irq_L() {  
    assert(x == 0);  
};  
  
Irq_H() {  
    if (...)  
        x = 1;  
    x = 0;  
};
```

*Thread behavior: The assertion can be violated!*

# Motivating Example 3

Priority:  $L < H$


```
Irq_L() {  
    assert(x == 0);  
};  
  
Irq_H() {  
    if (...)  
        x = 1;  
        x = 0;  
};
```

*Interrupt behavior: The assertion holds!*


# Summary

	Thread behavior (Existing)	Interrupt behavior (Our approach)
Example1	Warning	<u><i>Proof</i></u>
Example2	Warning	Warning
Example3	Warning	<u><i>Proof</i></u>

# Implementation




# Implementation



# Program Analysis in Datalog

---

[Whaley & Lam, 2004]  
[Livshits & Lam, 2005]



# What is Datalog?

---

Declarative language for deductive databases  
[Ullman 1989]

## Facts

parent (bill, mary)  
parent (mary, john)

## Rules

ancestor (X, Y) ← parent (X, Y)  
ancestor (X, Y) ← parent (X, Z), ancestor (Z, Y)

*New relationship: ancestor (bill, john)*

# Datalog Translation

---

```
Irq_L() {  
  x = 1;  
};  
  
Irq_H() {  
  x = 0;  
  assert(x == 0);  
};
```

**NoPreempt**

**NoPreempt (s1, s2) <- Pri(s1, p1) & Pri(s2, p2) & (p2 ≥ p1)**



**NoPreempt (x=1, x==0) <- Pri(x=1, L) & Pri(x==0, H) & (H ≥ L)**

# Datalog Translation

```
Irq_L() {  
  x = 1;  
};
```

Dominate




```
Irq_H() {  
  x = 0;  
  assert(x == 0);  
};  
CoveredLoad
```

$\text{CoverdLoad}(l) \leftarrow \text{Load}(l, v) \ \& \ \text{Store}(s, v) \ \& \ \text{Dom}(s, l)$



$\text{CoveredLoad}(x==0) \leftarrow \text{Load}(x==0) \ \& \ \text{Store}(x=0) \ \& \ \text{Dom}(x=0, x==0)$

# Datalog Translation



**MustNotReadFrom(l, s) <-**  
**CoveredLoad(l) & NoPreempt (s, l) for the same variable**



**MustNotReadFrom(x==0, x=1) <-**  
**CoveredLoad(x==0) & NoPreempt (x=1, x==0) for x**

# Datalog Translation

---

```
Irq_L() {  
  assert(x == 0);  
};  
  
Irq_H() {  
  NoPreempt if (...)  
  x = 1;  
  x = 0;  
};
```

$\text{NoPreempt}(s1, s2) \leftarrow \text{Pri}(s1, p1) \ \& \ \text{Pri}(s2, p2) \ \& \ (p2 \geq p1)$



$\text{NoPreempt}(x==0, x=1) \leftarrow \text{Pri}(x==0, L) \ \& \ \text{Pri}(x=1, H) \ \& \ (H \geq L)$

# Datalog Translation

```
Irq_L() {  
  assert(x == 0);  
};
```

```
Irq_H() {  
  if (...)  
    InterceptedStore x = 1;  
  x = 0;  
};
```

Post-dominate



$\text{InterceptedStore}(s1) \leftarrow \text{Store}(s1, v) \ \& \ \text{Store}(s2, v) \ \& \ \text{PostDom}(s1, s2)$



$\text{InterceptedStore}(x=1) \leftarrow \text{Store}(x=1) \ \& \ \text{Store}(x=0) \ \& \ \text{PostDom}(x=0, x=1)$

# Datalog Translation

```
Irq_L() {  
  assert(x == 0);  
};  
  
Irq_H() {  
  if (...)  
    x = 1; InterceptedStore  
  x = 0;  
};
```


**NoPreempt** (yellow dashed arrow from `assert(x == 0);` to `x = 1;`)  
**MustNotReadFrom** (green dashed arrow from `assert(x == 0);` to `x = 1;`)

**MustNotReadFrom(l, s) <-**  
InterceptedStore(s) & NoPreempt(l, s) for the same variable




**MustNotReadFrom(x==0, x=1) <-**  
InterceptedStore(x=1) & NoPreempt(x==0, x=1) for x

# Implementation



# Feasibility Check



# Experimental Results 1

---

Summary	
Num. of Benchmarks	35
Total LOC	22,541 lines
Total number of pairs	5,116
Number of filtered pairs	3,560
Analysis time	<u>64.21 s</u>




69%

# Comparison

---


- **Bounded Model Checking for interrupts**  
[Kroening et al. *DATE 2015*]
- **Modular analysis for threads**  
[Miné *VMCAI 2014*]

# Experimental Results 2




Number of warnings & proofs w.r.t each method

# Experimental Results 2



Number of warnings & proofs w.r.t each method

# Experimental Results 2



Number of warnings & proofs w.r.t each method

# Conclusions

---

- **Proposed the first modular static analysis method for sound verification of interrupt-driven software**
- **Precisely identified infeasible data flows between interrupts with a declarative interrupt model**
- **Showed significant precision and performance improvements**

**Thank you!**

<https://github.com/chunghasung/intabs>